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Abstract—Transmitter circuits using large signal swings and
hard-switched mixers are power-efficient, but also produce un-
wanted harmonics and sidebands, which are commonly removed
using dedicated filters. This paper presents a polyphase multipath
technique to relax or eliminate filters by canceling a multitude
of harmonics and sidebands. Using this technique, a wideband
and flexible power upconverter with a clean output spectrum is
realized in 0.13- m CMOS, aiming at a software-defined radio
application. Prototype chips operate from DC to 2.4 GHz with
spurs smaller than 40 dBc up to the 17th harmonic (18-path
mode) or 5th harmonic (6-path mode) of the transmit frequency,
without tuning or calibration. The transmitter delivers 8 mW
of power to a 100-
 load (2.54 Vpp-di voltage swing) and the
complete chip consumes 228 mW from a 1.2-V supply. It uses no
filters, but only digital circuits and mixers.
Index Terms—CMOS, cognitive radio, communication, dis-
tortion cancellation, harmonic rejection, image rejection, mixer,
multipath, nonlinear circuits, polyphase, power upconverter, radio
transmitter, software-defined radio, software radio.
I. INTRODUCTION
I N RECENT years, explosive growth in the wireless markethas led to wireless transceiver terminals that have multiple
applications and cover multiple standards. For consumer prod-
ucts, low price and small form factor are of primary importance,
which is typically achieved by increasing the level of integra-
tion, and reducing the number of external discrete components.
Generally in a wireless transmitter, filters are the main discrete
components and those filters are considered inevitable to sup-
press the strong harmonics and sideband products generated
during the mixing and amplification process.
Fig. 1(a) shows a typical multi-standard transmitter, with
multiple narrow-band Power Amplifiers (PA) which are lim-
ited in bandwidth by dedicated filters, one for each standard,
selectable by a switch. With the ever increasing number of
different standards to be supported, this architecture becomes
increasingly unpractical, as support for every new frequency
band requires adding external dedicated components. In this
paper, we aim at a much more flexible architecture as shown
in Fig. 1(b): one wideband integrated power upconverter with
no dedicated external filters, with a digitally controlled output
spectrum. Taking a visionary viewpoint, we aim for “the holy
grail of software radio” [2], [3]. Of course, dedicated filters
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Fig. 1. (a) Conventional multi-standard transmitter architecture. (b) Software-
defined radio dream: one flexible upconverter with no filters.
are there for a good reason. However, if we can significantly
reduce unwanted spectral components via other more flexible
techniques than frequency selective filters, this is likely to be
a crucial step to new more flexible transmitter architectures. A
recent step in this direction is the use of zero-order hold filtering
in a mixer-DAC [4] to reduce DAC related spurs. However,
this approach does not address the problem of mixer harmonics
around odd LO-harmonics, caused by multiplication with a
square-wave LO-signal (hard switching mixer). A harmonic
rejection mixer canceling the third and fifth harmonics [5] does
relax analog filter requirements. In the current paper, we ex-
ploit the polyphase multipath circuit theory recently proposed
in [6], to further reduce or even completely eliminate filters
by canceling a very large multitude of harmonics and side-
bands. We apply the technique to realize a wideband filterless
power upconverter [1], using only digital circuits and switched
transconductor mixers [7]. Compared to previous work, this
paper adds a detailed analysis of the polyphase multipath tech-
nique, and an extensive discussion on the operating principle
and design considerations for the CMOS power upconverter.
In this paper, we mainly focused on a proof-of-concept of
the polyphase multipath technique and did not aim for any
particular standard.
The paper is organized as follows. In Section II, the prin-
ciple behind the rejection of harmonics and sidebands using the
polyphase multipath technique [6] is explained intuitively. An
0018-9200/$20.00 © 2006 IEEE
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Fig. 2. (a) Nonlinear circuit (1-path). (b) Polyphase n-path circuit.
implementation of this technique aiming at a filterless power
upconverter and various design considerations are discussed in
Section III. Measurement results are presented in Section IV,
and conclusions are drawn in Section V.
II. POLYPHASE MULTIPATH TECHNIQUE
A. Basic Principle of Harmonic Cancellation
Fig. 2(a) shows a nonlinear circuit excited by a single
sinewave at , producing a wanted output signal at but also
unwanted harmonic distortion at , , , etc. Fig. 2(b)
shows a polyphase -path circuit, cancelling many harmonics
of [6]. The basic idea is to divide the nonlinear circuit in
Fig. 2(a) into equal smaller pieces, and apply an equal but
opposite phase shift before and after each nonlinear circuit. If
the phase shift in path is , where is a phase shift
constant satisfying , the circuit will produce the
same wanted harmonic as Fig. 2(a), but cancel many higher har-
monics. Mathematically, this can be shown using a power series
expansion, assuming a memoryless weakly nonlinear system.
If the signal is applied to the input, the output
of the nonlinear circuit of the th path can be written as
(1)
where are constants. From (1), it can be seen
that the phase of the th harmonic at the output of the nonlinear
circuit rotates by times the input phase . The phase
shifters, , after the nonlinear blocks are required to
align the fundamental components at in phase again. The sig-
nals at the output of these phase shifters can be written as
(2)
In (2), the phase of the fundamental component is identical for
all the paths, but the phases of the harmonics are different for
each path. If the phase is chosen such that ,
then all the higher harmonics are cancelled [6], except for the
harmonics satisfying
where (3)
B. Polyphase 2-Path and 3-Path Circuit Examples
Fig. 3 shows a polyphase 2-path circuit which is nothing
but a well-known differential circuit driven with balanced (anti-
phase) input signals. Since the upper path has a phase shift of 0 ,
all the harmonics generated by the nonlinear block as well as the
fundamental component will have a phase of 0 at the output of
the nonlinear block. In the lower path, the input of the nonlinear
block has an opposite phase i.e., 180 . At the output, the har-
monics that are created by even power terms have a phase of 0
while the odd powers have a phase of 180 . This difference in
phase is exploited to cancel the even harmonics by providing a
phase of 180 to the lower path and then adding. At the output,
the fundamental and the odd harmonics arrive in phase, and so
add up, while the even harmonics arrive in anti-phase and are
cancelled.
A system with three paths is shown in Fig. 4. In this case,
phase shifts of 0 , 120 , and 240 are added before and equal
but opposite phases after the nonlinear circuit to path 1, 2, and
3, respectively. Due to the nonlinearity, the phase rotation for
the th harmonic is times the input phase, so the fundamental
component, the second harmonic, and the third harmonic
will have phase shifts of 120 240 240 120 and
, respectively, at the output of the nonlinear blocks
of paths 1, 2, and 3. Fig. 5(a) shows how the phases of the
harmonics at the output of each path combine. The fundamental
components add up in phase, while the vectors for the second
and third harmonics create a “balanced structure” at the output,
resulting in a zero sum (cancellation). However, the fourth har-
monic components align in phase again, and will add up like the
fundamental. Fig. 5(b) shows that the DC, second, third, fifth,
sixth, etc., harmonics are cancelled and the first noncancelled is
the fourth with a 3-path system. Similarly, for a 4-path system
the first noncancelled harmonic will be the fifth harmonic and
in general for the -path system the th harmonic is
the first noncancelled harmonic. In other words, the higher the
number of paths, the higher will be the number of harmonic
cancellations. Theoretically, an infinite number of paths are
needed to cancel all the harmonics. However, in practice higher
order harmonics are weaker than low-order harmonics and need
not all be cancelled. Also, some filtering will in practice always
be present, e.g., due to the limited bandwidth of an antenna or
the speed limitations in a circuit. Moreover, mismatches will
put a practical limit on what is feasible (see Section III-D).
C. Generalization to Intermodulation Distortion
If the nonlinear system as described in Fig. 2(a) is excited by
a two-tone input signal , besides
harmonics the output will also contain intermodulation products
at new frequencies , where and identify
harmonics of and , respectively, and can be positive or
negative integer numbers. It is interesting to see whether the
multipath technique also cancels such intermodulation products.
To examine this, the phase relationship with the input frequency
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Fig. 3. Polyphase 2-path circuit cancelling even-order harmonics.
Fig. 4. Polyphase 3-path circuit cancelling 2! and 3! harmonics.
Fig. 5. Output of the 3-path circuit in Fig. 4. (a) Phasor diagrams. (b) Spectral
plot.
is important. In Fig. 2(b), the phase shift of the th harmonic at
the output of the th path is for a single-tone test.
Similarly, in case of two tones, the phase shift of the
products at the output of the th path will be .
So the products which satisfy (4) will not be cancelled.
where (4)
In particular, the third-order intermodulation products (
and ) satisfy (4) for because .
These products always appear in phase at the output of each path
and hence they are not cancelled with the multipath technique.
However, other intermodulation products can be cancelled. In
general, if and the th harmonic is cancelled, then
is also cancelled.
D. Mixer as a Phase Shifter and Frequency Shifter
Polyphase filter circuits for image filtering are often imple-
mented using linear R-C networks or L-C networks to realize
the required phase shift. Although these circuits are sometimes
referred to as wideband, the fractional bandwidth of such cir-
cuits seldomly exceeds 50% [9]. For harmonic rejection, we
need circuits with a constant phase shift over a much wider
range. This is because all phase shifters need to have a constant
phase shift over all relevant frequencies involved in the can-
cellation process. In a DSP intensive radio transmitter, digital
signal processing techniques can be exploited to realize phase
shifters before digital-to-analog conversion and nonlinear power
amplification. Therefore, a good solution can be to shift this
phase generation problem to the digital domain, and use a DSP
followed by multiple DACs to generate multi-phase baseband
signals. However, behind the nonlinear element we are in the
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Fig. 6. Mixer used as a wideband phase shifter.
Fig. 7. Phase shifter after the nonlinear circuit is replaced by a mixer.
analog domain, and there can be many harmonics. In that case,
cancellation of a multitude of harmonics requires a constant
phase shift over many octaves of frequency.
A very wideband phase shifter can be implemented with a
mixer, since a mixer conveys phase information of both the base-
band (BB) and local oscillator (LO) port to the output (RF) port
as shown in Fig. 6. Whatever phase is added to the LO signal,
it will appear at the output of the mixer.1 So by replacing the
second set of phase shifters with mixers (Fig. 7), we can achieve
a wideband phase shift, but simultaneously we will have up-
conversion. As upconversion is desired in a wireless transmitter
circuit anyway, this fits very nicely to our goal. The first set of
phase shifters can be implemented in the digital domain as ex-
plained above.
However, a mixer produces both a sum frequency and a dif-
ference frequency, and usually only one of these is the wanted
signal, while the other (the “image”) needs to be suppressed.
Moreover, flexible frequency synthesizers rely on digital di-
viders and generally produce square-wave signals, while for
power efficiency reasons it is highly desired to use a switching
mixer and a large BB-signal swing. Therefore, the output spec-
trum will now contain a forest of harmonics and sidebands at
frequencies , where and are integers,
due to the multiplication of the square-wave LO with the base-
band input signal BB, and the nonlinearity of the circuit. In the
next section, we will see how we can exploit the polyphase mul-
tipath technique to cancel almost all the unwanted components.
III. FILTERLESS POWER UPCONVERTER DESIGN
A. Basic Power Upconverter
A power upconverter (PU) combines the functionality of a
power amplifier (PA) and an upconversion mixer. The PA and
mixer can be combined in the circuit of Fig. 8(a), which is equiv-
alent to first amplification and then mixing. Here the PA is a
single transistor operating as a transconductor (V–I) converter,
which is switched on and off by the LO signal via a switch. Thus,
the V–I conversion and upconversion is done in the same circuit,
1This also holds for higher harmonics of the LO signal and baseband input-
signal, as long as speed limitations in the mixer play no significant role.
Fig. 8. (a) Basic power upconverter. (b) n-path power upconverter.
via a switched transconductor mixer [7]. With respect to effi-
ciency this circuit resembles a single transistor (class A) power
amplifier. However, due to the polyphase multipath technique
distortion products are cancelled and larger signal swings can
be tolerated, improving efficiency. A disadvantage of the PU is
the power dissipation in practical switches (transistors). On the
other hand, a narrowband filter behind a traditional power am-
plifier would also cause power loss.
B. n-Path Power Upconverter
To get an idea of spectral products generated with the power
upconverter circuit, the basic [Fig. 8(a)] and the multipath
power upconverter were simulated in Matlab. Nonlinear cir-
cuits were modeled by a power series expansion, while ideal
phase shifters were used. Fig. 9(a) shows the spectral compo-
nents (at ) generated by a single-path PU
for a single-tone BB signal, i.e., the case where the polyphase
multipath technique is not used. Clearly, nonlinearities and
switching behavior result in a forest of strong harmonics and
sidebands. To clean up the spectrum by using the multipath
technique, we divide the PU into identical smaller pieces,
driven by BB and LO signals having equal but opposite phases,
and then simply add their output currents at the output node
as shown in Fig. 8(b). The phase shift at the baseband input is
and its opposite phase is applied via
the LO signals.
Fig. 9(b) shows the output of a polyphase 18-path circuit (see
Section III-C for a motivation for the choice of the number of
paths): most of the harmonics and sidebands are cancelled now.
Unfortunately, a few are still present at the output. Since we
have two input ports now (BB and LO), and mixing produces
a sum and a difference frequency, a slightly different condition
for noncancelled products is found [6]:
where (5)
and is a positive or negative integer number. The most im-
portant noncancelled products are at ,
SHRESTHA et al.: A POLYPHASE MULTIPATH TECHNIQUE FOR SOFTWARE-DEFINED RADIO TRANSMITTERS 2685
Fig. 9. Output spectrum. (a) Basic power upconverter. (b) 18-path power upconverter.
, , and ,
. The product of the magnitudes of the respec-
tive harmonics of and determines the strength of these
products. For a unity magnitude LO square wave, harmonic
is times smaller than the fundamental. If we assume that
the nonlinear circuit operates at its 1-dB compression point (to
obtain high output power and efficiency) for an input signal
, and are the coefficients of the nonlin-
earity, the magnitude of the prod-
ucts are , respectively,
lower than the magnitude of the wanted signal at .
These higher order terms are much smaller than the wanted
signal. Similar conclusions hold for the products. As a re-
sult, these products are typically smaller than residual products
caused by inaccuracies like device and phase mismatch and it
does not make much sense to cancel them. Still, the
is troublesome because the third-order distortion term
is usually much stronger than higher order distortion compo-
nents [10] and is also close to the desired signal. It cannot be
cancelled with any number of paths because in (5) for
this case, so independent of . To eliminate the strong
terms, the duty cycle of the LO was chosen to be 1/3.
By doing so, the 3rd, 6th, 9th, 12th, 15th, etc. harmonic term
disappears from the Fourier series expansion. Thus, the trouble-
some terms at and are also re-
jected, while other terms are small enough. However, a 1/3 duty
cycle also means that there will be harmonics with even coef-
ficients like , etc. So other distortion products like
ap-
pear instead. Fortunately, it is quite easy to cancel these products
by using a differential baseband input (balancing). This is de-
sired anyway for rejecting common-mode interference like sub-
Fig. 10. Overview of solutions for the noncancelled product: the use of a
square-wave LO with 1/3 duty cycle.
strate and supply bounce. Fig. 10 and Table I give an overview
of how different unwanted products are cancelled with the var-
ious techniques. The first significant noncancelled product for
an 18-path system with 1/3 duty cycle and balanced BB-signals
is .
C. Circuit Implementation
To demonstrate the feasibility of a highly flexible multipath
upconverter, we designed a PU in a 0.13- m CMOS process,
covering all radio bands between DC and 2.4 GHz. Assuming
a signal swing in the order of the standard supply voltage of
1.2 V, it is possible to deliver about 10 mW power directly to a
differential 100- load, which is sufficient for many short-range
communication links. If more output power is needed, the PU
can act as predriver for one or more external power amplifiers.
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TABLE I
CANCELLATION OF UNWANTED PRODUCTS IN AN 18-PATH PU WITH DIFFERENT TECHNIQUES
Fig. 11. (a) LO phase generation circuit. (b) Output: 18 phase LO signals.
To maximize the experimental flexibility and frequency range,
we implemented the LO phase generation “brute force” via a
shift register running at 9 times the LO frequency in our test
chip. This enabled us to evaluate the circuit for an arbitrary LO
frequency between DC and a maximum given by the speed lim-
itation of the logic used to realize the shift register. A delay-
locked loop (DLL) could be used to achieve even higher LO
frequencies, provided it has enough phase accuracy. Moreover,
other frequency synthesis techniques might be more appropriate
and use less power. However, the key aim of this chip was to
demonstrate the feasibility and RF performance of a polyphase
multipath PU core. For experimental freedom, also the baseband
polyphase signal generation was done off-chip.
The number of paths was chosen because of the following
reasons. To generate square-wave signals with 1/3 duty cycle
and with the desired phase shifts from a high-speed clock, mul-
tiples of 3 are best suited for . Furthermore, to utilize both
the positive and negative edges of the clock, an even number of
paths is desired so that the clock frequency needed will only be
a factor of higher than the output frequency. The resulting
suitable values of are 6, 12, 18, etc., and we have chosen
18 paths in our test chip to demonstrate that the technique can
cancel a large number of harmonics and sidebands. To show that
it can also work for LO frequencies in the gigahertz region, we
added the option to use 6 paths as well and designed the logic to
run at 7.2 GHz, resulting in 2.4-GHz maximum LO frequency
(and maximally 800 MHz in 18-path mode).
For 18 paths, we need LO signals of 18 different phases (0 ,
20 , 40 , , 340 ) with 1/3 duty cycle. Applying a positive and
a negative clock edge alternately to successive latches in a chain
of 18 D latches [Fig. 11(a)], 18 different phases are produced
[Fig. 11(b)]. The feedback through the NOR gate is used to
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Fig. 12. Power upconverter using polyphase 18-path architecture.
Fig. 13. Demonstrator chip micrograph.
make the duty cycle 1/3. To minimize the phase mismatch, the
load of all the latches is made equal by adding dummy loads ap-
propriately. Two sets of buffers are used in between the latches
and the PU, one to drive the long wires between them and an-
other to drive the switches of the PU. Note that the long wires are
needed due to the bond-pad limitation of the chip (see Fig. 13).
To minimize cross-talk generation of the digital components
of the divider chain to the PU, the latches, gates, and buffers
are designed using current-mode logic (CML). The buffers that
drive the PU switches have an output swing of approximately
850 mV (0.35–1.2 V), sufficient to switch the PU. The latches,
NOR gate, and remaining buffers all have an input/output swing
of approximately 600 mV (0.6–1.2 V). Dimensioning of the
CML circuits, especially the latches, was done to maximize the
speed. Increasing the tail current and the size of these CML cells
simultaneously will result in an increase in speed as long as the
load capacitance dominates the cell’s own output capacitance
[11].
In our experimental setup, the nine differential baseband volt-
ages with different phases are generated off-chip. The signals
were generated via a vector modulator, by weighted addition of
a sine and cosine wave. Since the baseband signals are at much
lower frequency compared to the LO, it is easier to realize suf-
ficient phase accuracy (see the next section) and no tuning was
required on our baseband signal-generation board. More work
has to be done to explore the most effective way to generate
multi phase baseband signals on-chip via DSP techniques and
multiple DACs.
Fig. 12 shows the 18-path power upconverter. Each path con-
sists of a switched transconductor mixer with a baseband signal
applied to a differential pair, acting as the transconductor, and
an LO signal driving a grounded switch. The wanted output sig-
nals from all paths add up in phase, so the total area and power
of the power upconverter core is not increased by splitting it into
18 paths. Since all the paths are identical, the design of the PU is
quite straightforward. The complete PU is biased at the supply
voltage through RF chokes to increase the output swing and ef-
ficiency, as commonly done in power amplifier design. The in-
ductance of the chokes puts a lower limit to the RF frequency,
but the chip can work at arbitrarily low frequency. Operating
each individual mixer at the 1-dB compression point, the PU is
designed for a large output swing of 2.54 V
-
to get a good
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Fig. 14. Output spectrum. (a) Before cancellation. (b) After cancellation.
efficiency. This is close to the maximum swing that can be
achieved from 1.2-V supply while keeping the upper tran-
sistor (transconductance transistor) of the PU in saturation.
To further increase the output power without adding an ex-
ternal power amplifier, wider output transistors in combination
with a transformer could be added for broadband impedance
transformation.
Wide switch transistors are beneficial to reduce the static
power dissipation in the switches but require more power in the
driver buffers. This tradeoff is one factor that determines the size
of switch. On the other hand, it is beneficial to choose the size
of the transconductance and switch transistors roughly equal
to maximize the amplification for minimal total width (area).
The ratio that was chosen for each transconductance-
and switch transistor is and , respectively.
The resulting voltage conversion gain of the PU with the 1/3
duty cycle of the LO will be approximately ,
where is the overall transconductance of the PU. Biasing
is another important issue in a PU design. The bias voltage was
chosen as low as possible, but still high enough to to keep the
transconductance transistor in strong inversion and saturation
for the full cycle of the input voltage (if the switch is ON). This
helps to minimize the DC current and hence improve efficiency.
D. Mismatch
In practice, perfect cancellation of harmonics and sidebands
is not possible due to the presence of mismatch between the
paths. The effect of gain and phase mismatch on the cancella-
tion of harmonics will be discussed in this section. If and
are the phase mismatch in the baseband and LO signals, respec-
tively, and is the gain mismatch between the paths, then the
suppression of the harmonic in the presence
of mismatch is given by [6]
(6)
where , and are the variances of the stochastic vari-
ables , and , respectively, and is the expectation oper-
ator. This equation predicts that the effect of phase mismatch is
higher for higher harmonics because of the and terms.
However, higher order harmonics are relatively weak. Interest-
ingly, a higher number of paths is beneficial to suppress the har-
monics more effectively in the presence of mismatch. Equation
(6) also shows that the effect of device mismatch is constant for
all the harmonics. Since a power upconverter uses large devices
to produce sufficient output power, the device mismatch term is
typically less important than the phase mismatch. Different de-
sign measures were taken to keep the phase of the various paths
equal. For example, the loads of all the latches and buffers in the
divider chain are made equal by adding dummy loads and the
path length from dividers to PU for all paths was kept equal. A
thorough mathematical analysis of the mismatch can be found
in [6].
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Fig. 15. The LO leakage and image rejection performance. (a) Before cancellation. (b) After cancellation.
Fig. 16. Output spectrum for 80-MHz carrier.
IV. EXPERIMENTAL RESULTS
A demonstrator chip of the proposed polyphase multipath
power upconverter was designed and fabricated in a 0.13- m
CMOS process. The chip has a standard supply voltage of
and has an option to select a 6-path or 18-path operation mode.
The die micrograph is shown in Fig. 13. The chip is clearly
bond-pad limited for reasons of experimental flexibility. The
active area of the two rectangular blocks, PU and dividers and
buffers, shown in the Fig. 13, is only 0.14 mm . Between them
are just wires to connect them. The baseband bandwidth is
0–50 MHz. During evaluation, the input baseband signal was
arbitrarily chosen at 100 kHz, while varying the LO frequency
between 0 and 2.4 GHz. No filters are used at the output. The
RF choke (RFC in Fig. 12) and load are off chip. Operating
each individual mixer at the 1-dB compression point, the PU
delivers 8-mW power to the 100- load.
Fig. 14(a) shows the measured output spectrum of a
single-path power upconverter, which means without using the
polyphase multipath technique. The frequency of the LO is
350 MHz. Please note that the unfortunate FM radio broadcast
spurs that are modulated with our output signal are due to
a 100.0 MHz, 10 kW FM radio broadcast transmitter on the
roof of our building. The suppression of the 3rd, 6th, etc.,
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Fig. 17. Output spectrum with 6-path for 2.1-GHz carrier.
Fig. 18. Measured suppression of undesired products over the full output frequency range.
harmonics is due to the 1/3 duty cycle of the LO. Because of the
large frequency scale, the sidebands around the fundamental and
harmonic are not visible in this figure. Fig. 14(b) shows the mea-
sured spectrum after the cancellation by a polyphase 18-path
circuit. All the harmonic products are effectively suppressed to
48 dBc.
Fig. 15(a) shows the measured upconverted signal (desired
signal), its image and LO feed-through (carrier) with only one
path. The suppression of the image and the LO feed-through due
to the polyphase 18-path circuit is shown in Fig. 15(b). All the
sideband products are suppressed to 39 dB below the desired
signal.
In order to demonstrate the wideband cancellation property,
we used a relatively low-frequency LO of 80 MHz. Now all har-
monics up to 2 GHz are visible without attenuation in Fig. 16.
The figure shows the first noncancelled harmonic
at 1.3599 GHz as predicted by the theory. The output spectrum
is cleaned up to the 17th harmonic of the LO, with a worst case
spur at 46 dBc. Fig. 17 shows the spectrum for a high output
frequency of 2.1 GHz with a 6-path circuit. It shows a first non-
cancelled harmonic (10.4999 GHz) as predicted by
the theory and a worst case spur at 46 dBc up to this frequency.
Fig. 18 shows results of the harmonic rejection over the en-
tire 2.4-GHz band of LO frequencies, and also for image rejec-
tion and LO leakage. The LO frequency is varied from 30 to
800 MHz for the 18-path PU and the strongest cancelled har-
monics or sidebands are measured and plotted. For the 6-path
PU this was also done, but now by varying the LO frequency
from 30 MHz to 2.4 GHz. This figure shows that the worst case
harmonic spur is smaller than 40 dBc in the entire frequency
range. As the LO frequency reaches its limit, the spurs increase,
most probably due to an increase in phase mismatch. But still the
harmonic spurs remain below 40 dBc. The maximum clock
frequency at which the circuit works is 7.2 GHz. The maximum
LO frequency is thus 2.4 GHz for 6-path mode and 800 MHz for
18-path mode, as the clock frequency is divided 3 and 9 times,
respectively. We did not test the PU using any particular stan-
dard. However, in simulation we did test the PU with a two-tone
signal, and a detailed mathematical analysis of it can be found
in [6].
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TABLE II
OTHER PERFORMANCE
We also measured 20 samples of the IC at 350-MHz carrier
frequency. All the harmonic spurs were smaller than 46 dBc
for all the samples. and were the
dominant harmonic spurs as these products are close to the fun-
damental and hence the strongest (just 6 dB below the carrier be-
fore cancellation). So the harmonic rejection for those products
is better than 40 dB for 20 samples with a polyphase 18-path
PU. From mismatch equation (6), this corresponds to 1.3 of
phase mismatch in the LO path, neglecting the phase mismatch
in the BB signals (since they are at low frequency) and the de-
vice mismatch (since large devices are used in the PU).
We tried to measure the output noise of the PU, but it was
lower than the spectrum analyzer (ROHDE & SCHWARZ FSP
40 GHz) noise floor for the required dynamic range. Simulation
result predict a thermal output noise voltage of 166 dBV/ Hz
in 100 (assuming the phase noise of the LO is negligible)
and a corner frequency of 10 MHz from the LO. The
of the PU is 28 mS, rendering about 6 dB noise figure for the
power upconverter. It is worth noting that the switched transcon-
ductor mixer has better thermal noise performance compared to
a Gilbert mixer [7].
The performance parameters of the PU are summarized in
Table II. The PU delivers 8 mW of output power to a 100-
load with a drain efficiency of 11%. The output swing is
2.54 V
-
. The total power consumption is 228 mW. The
power consumption of the digital circuits, divider and buffers is
currently high, i.e., 156 mW. One reason for this is the power
consumption in driving the long wires between PU and LO
generation circuits. In retrospect, it would have been better to
keep this much shorter, which would save one set of drivers
(34 mW). Another reason is the use of current-mode logic
circuits for multiphase signal generation that are pushed for
high operating frequency with high bias currents. By using
standard logic gates or other smarter clock generation architec-
tures, we believe that the power consumption can be reduced
significantly. Future CMOS processes with faster transistors
will help to increase the frequency range in the current clock
generator and reduce its power consumption.
V. CONCLUSION
A polyphase multipath technique in combination with an LO
with 1/3 duty cycle results in a power upconverter with a clean
output spectrum up to the 17th harmonic of the LO (18-path
mode) or 5th harmonic of the LO (6-path mode). It operates
from DC to 2.4 GHz with worst case harmonic rejection of 40
dB over 20 samples. It uses no dedicated filters, but only dig-
ital blocks and switched transconductor mixers, making the de-
sign suitable for future software-defined radio architectures in
CMOS. Further downscaling of CMOS processes is expected
to relax the frequency range limitation in the current clock gen-
erator and reduce its power consumption.
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